Abstract-The routing of analog integrated circuits (IC) has long been a challenge due to numerous constraints (such as symmetry and topology-matching) that matter for overall circuit performance. Existing automatic analog IC routing algorithms can be broadly categorized into two approaches: sequential approach that heuristically routes one net after another and constructive ILP (Integer Linear Programming). The former approach is usually fast but may miss opportunities of finding good solutions. The constructive ILP provides optimal solutions but can be very time consuming. We propose a simple yet efficient method that combines the advantages of both existing approaches. First, sequential routing is performed to obtain a set of candidate routing paths for each net. Then, an ILP is applied to commit each net to only one of its candidate routes. Experiments on two op-amp designs show that the post-layout performance (such as gain and phase margin) from our method is close to that of manual design. Our method also outperforms a previous work of automated analog IC routing.
I. INTRODUCTION
Nowadays, analog integrated circuits (IC) design is still mostly a manual process, which is typically very time consuming. A key reason is that it involves a large amount of constraints, which are hard to capture, and makes automated design tools very difficult to be competitive. Routing of analog IC is no exception. Unlike digital IC routing, where the constraints are mostly restricted to spacing and capacity, analog routing additionally entails constraints of symmetry, topologymatching, wirelength-matching, etc. These constraints are vital for obtaining a desired analog circuit performance, such as gain, phase margin and linearity. Simultaneously satisfying these constraints has been a challenge for automated software tools.
People have been trying hard to develop analog IC routing algorithms. Most of previous work [1] , [2] is based on sequential routing. That is, the signal nets are routed one after another [1] . Each 2-pin net is usually routed with maze routing algorithm [1] . By properly defining edge cost in the routing graph, the sequential maze routing can satisfy parasitic and performance sensitivity constraints. For two nets with symmetry constraints, one is routed and the other is obtained by mirroring the first net routing. In order to avoid spatial contention with other nets, nets with symmetry constraints are routed with higher priority. Multi-pin nets can be routed with rectilinear Steiner trees. Sometimes, the Steiner trees are further decomposed into 2-pin nets. A survey of analog routing works is provided in [1] . There are orther works such as [3] , they focus on acurately matching the wire length to guarantee better electrical properties and [4] , they target the specific type of circuits, digitalanalog-to-digital converters (DAC) with parasitic capacitor aware. However, [3] can precisely match the wire length but cannot match the pair of symmetrical nets and [4] did the great porformance on DAC but cannot generally adapt to the all analog circuits.
In sequential routing, the decision for routing a net is based on the space occupation of previously routed nets and pays no attention to nets to be routed later. Among multiple equally good routes for a net itself, the router may inadvertently choose one that hinders the subsequent routing. In [5] , this weakness is mitigated by rip-up and reroute. However, the rerouting of a net is based on the routing of the other nets, which might be poor in the first place. A more radical solution is ILP (Integer Linear Programming) [6] , [7] , which is able to eliminate the weakness of sequential routing. In the ILP approach [6] , [7] , which we term as constructive ILP, the 0-1 decision variables tell if to assign an edge in the routing graph to a net. Besides typical layout constraints, the constructive ILP entails additional constraints to ensure that the edges assigned to a net form a legitimate route. The constructive ILP is generally very time consuming and has poor scalability. [8] provide a good methodolgy but focus on solving the Engineering Change Order (ECO). It lack for the ability to solve the complexity of analog circuit constraints.
In this paper, we introduce a simple yet efficient approach that attempts to achieve the high routing quality of the constructive ILP and the runtime of sequential routing. The main idea is to first generate multiple candidate routes for each net independently considering various constraints. In the second phase, we use ILP, which we call pre-search assisted ILP, to choose only one route among the candidate routes for each net such that spatial contentions and crosstalk issues are solved. Compared to the constructive ILP, the pre-search assisted ILP avoids the constraints for legitimate paths and has much less decision variables as the solution space has already been narrowed down. Overall, our approach is faster than the constructive ILP and often finds better solutions than sequential routing. A similar idea was explored in [9] , which also generates candidate routes to choose. However, its selection procedure is a greedy heuristic, which may result in inferior solutions. The contributions of our work include:
• We propose a new ILP-based analog routing algorithm which simultaneously considers constraints of symmetry, topology-matching, bend-matching, orientationmatching, wirelength-matching and wire parasitic. To the best of our knowledge, this is the first work that handles all of these constraints at the same time.
• We propose a ILP-based model for analog routing algorithm which can convert the convention of analog circuit design constraints into the ILP constraints. Even the single net width can be specific assigned as a design constraints.
• The pre-search has a large flexibility to incorporate designer's intentions as it can be performed on different routing grids and can even be obtained manually. This is another advantage of our approach over the constructive ILP.
Our method is tested on two op-amp designs. The postlayout performance (such as gain and phase margin) is near to manual layout designs, while our approach takes only a couple of minutes compared to hours that a manual design may take. We also compared with a previous work [2] . In one case, both [2] and our approach result in similar solution. In the other case, our method finds a solution close to manual design while [2] fails to find a feasible solution.
II. PRELIMINARIES

A. Requirement
In this work, the following practical requirements of analog IC layouts are considered
• Requirement 1: In order to reduce crosstalk between different signal wires and transistors, we follow the convention [2] that wires are not allowed to go above the active area of transistors. In other words, the active area of devices should be considered as routing blockages. This is illustrated in Figure 1 (a).
• Requirement 2: This is the exception to Requirement 1. If a connection in a net is between the source and drain of the same active area, the connection can be implemented by wires routed above the active area. Since the connection is usually the shortest possible, we assume it is done as such without further being considered in the routing algorithm. This is illustrated in Figure 1 (b).
• Requirement 3: Designers usually put guard rings around devices to shield noises. Guard rings provide well voltage by connecting with VSS and VDD signals, which are assumed to be routed on metal 1. • Requirement 4: If a device has multiple fingers in layout, there must be two access pins for its poly. In other words, the multi-finger poly has two pins for its signal net. This is to improve signal conductivity for transistors. 
B. Problem Formulation
The analog IC routing problem can be defined as: Given an analog circuit design composed by a set of placed
where V is a set of nodes and E is a set of routing edges, connect all pins of each net through a wiring tree on G such that a linear combination of total wirelength and total number of wiring bends is minimized subject to a set of constraints, which are elaborated in the next section.
C. Routing Constraints
Layout is the blueprint of planar geometric shapes that are used to create photo-lithography masks for an IC in a specific fabrication technology. Therefore, analog IC routing constraints can be described by geometric forms, for example, length, width, distance, spacing between wires, etc.
The most fundamental constraints are due to layout design rules, which are to ensure manufacturability. These rules are required for digital circuits as well and are incorporated in the routing grid G = (V, E). In the routing algorithm, the constraints are then simplified to routing capacity constraints. That is, at most one wire segment can be routed on each edge e ∈ E.
Another set of constraints arises from parasitic-dependent performance requirement in analog circuits. Although the performance of digital circuits also depends on layout parasitic, the performance-parasitic dependence in analog circuit is usually more complicated. To facilitate analog circuit performance, one often needs to restrict wire resistance/capacitance, the number of vias and coupling capacitance between adjacent wires.
Some constraints are specific to analog circuits, for instance, symmetry constraints. Some analog circuit components, such as differential pairs, are composed of two structurally symmetric parts. The layout for the two parts needs to be symmetric as well. When variations (like process and thermal variations) are significant, they tend to manifest in the same way in two symmetric parts and cancel out each other in the overall effect. Given one route of a signal, its symmetrical route can be obtained by flipping the given route around the layout symmetry axis. Topology-matching constraints are very similar to symmetry constraints. To obtain a topology-matching route for a given route, one needs to perform shifting operations in addition to flipping. Other constraints include bendmatching, orientation-matching, wirelength-matching. All of these analog-specific constraints are illustrated in Figure 2 .
In addition, there are reliability constraints. For example, wire width has a minimum bound to reduce the risk of electromigration [10] .
Altogether, analog IC routing constraints are much more complicated than those in digital circuits, especially the symmetry and topology-matching constraints. To help the description of our algorithm techniques, we categorize the constraints into two types:
• Single-net constraints: These are the constraints that can be specified for each net individually, such as wire length, wire width and the number of bends.
• Multi-net constraints: These are the constraints that involve interactions among multiple nets, such as symmetry, topology-matching and coupling capacitance constraints.
These two types of constraints will be enforced in different stages of our algorithm.
III. THE NEW ANALOG IC ROUTING APPROACH
Our main idea is to generate a set of candidate routes for each net and then perform ILP (Integer Linear Programming) to commit each net to only one of its candidate routes. Sequential routing is fast but poor at handling interactions among multiple nets. In contrast, ILP is good at handling interactions among nets but is slow. Our approach attempts to combine the advantages of both techniques. The candidate routes generation is focused on constructing high quality routes for individual nets and considering single-net constraints. Unlike the ILP in [6] , [7] , which takes care of the complete routing procedure, our ILP emphasizes only on the interactions among nets and multi-net constraints such that its computing load is remarkably reduced. A similar approach has been applied in networks-on-chip routing [11] . However, our situation is more complicated than that in [11] . Between the candidate routes generation and ILP route selection, we need to have another stage of candidate refinement and annotation. This is to process the candidate routes for generating appropriate constraints for the ILP. For example, it can pair up routes that satisfy bend-matching constraint. An overview of our approach is provided in Figure 3 . The details of each stage are elaborated in subsequent subsections. 
A. Candidate Routes Generation
For each net N i ∈ N , we wish to find a set of candidate routes, which can be selected by the ILP. This stage boils down to three sub-problems: (i) How many candidate routes do we need?
(ii) What kind of candidate route do we prefer? (iii) How to generate desired candidate routes?
The first sub-problem is a matter of trade-off between solution quality and runtime. If we find all possible routes as candidates, our approach would lead to the optimal solution. If the number of candidate routes is too small, e.g., only one candidate route per net in the extreme case, the ILP would mostly fail to find a feasible solution. Evidently, runtime cost increases proportionally with the number of candidate routes to be generated. There are two ways to address the trade-off. The first is to empirically find a number that is large enough to obtain good solutions yet its resulting runtime is practical. The second is to start with a small number and then incrementally add new candidates based on the feedback from ILP results (see Figure 3) .
The second sub-problem involves two parts: (a) a candidate route should fulfill the objective function and single-net constraints; (b) the candidate routes for a net should have a good chance for avoiding contention with other nets in the ILP. Part (a) can be achieved by generating candidate routes with short wirlength, small number of bends, limited parasitic, etc. In order to address (b), we take care that the candidate routes are diversified.
Our approach has three key elements to solve the third subproblem with consideration of (a) and (b) in the second subproblem.
1) We decompose each multi-pin net N i into a set of 2-pin nets N i = {N i,1 , N i,2 , ...} using FLUTE [12] , which is a rectilinear Steiner minimum tree software, as directly generating diversified multi-pin routes is difficult. Actually, such decomposition is fairly common in many routing works. 2) For each 2-pin net, we propose bend-aware A* search to generate routes with small wirelength and small number of bends. A* search is a well-known variant of Dijkstra's shortest path algorithm. 3) In the routing grid G = (V, E), if an edge e ∈ E has already been used by a candidate route for net N i,j , we increment its edge cost with a small amount. This edge cost increase discourages this edge to be used again in later candidate routes generation for N i,j . Consequently, later candidate routes tend to be new routes and thereby candidate routes are diversified. Our analog IC routing has additional complexities compared to usual routing works. To follow the Requirement 1 in Section II-A, we need to move Steiner nodes out of active area after the net decomposition. There are multiple options for such moving and therefore we keep multiple candidate Steiner nodes. This is illustrated by an example in Figure 4 .
Conventional 2-pin net routing is often done by A* search for short wirelength and avoiding congestion provided that routing edge cost is proportional to congestion. In analog IC routing, we also need to restrict the number of bends (or vias). Thus, we modify the A* search by minimizing αw(p)+βb(p), where w(p) and b(p) are the total edge cost and number of bends along path p on the routing grid. Two constants α and β are determined for the trade-off of edge cost and number of bends. In practice, we choose β > α to emphasize more on bend minimization considering that the routing grid G is a fine-grained grid.
The pseudo code for the candidate generation is provided in Algorithm 1.
Algorithm 1 Algorithm of candidate generation
Input: A set of 2-pin netsN = {N 1 ,N 
weight(e) ← length of e, ∀e ∈ E 4:
while j ≤ K do 6: p i,j ← bend-aware A* search forN i on G 7:
for each edge e ∈ p i,j do 9: increase weight(e) by δ 10: end for 11:
end while 13: end for
B. Candidate Refinement and Annotation
The candidate routes obtained as described in Section III-A are not immediately ready for the ILP to use. The candidate routes may not include routes that satisfy symmetry or topology-matching constraints for a pair of nets. Routes from different nets need to be annotated if they satisfy wirelengthmatching, orientation-matching, or bend-matching constraints. Annotation is also needed to inform ILP if two routes conflict with each other. Consider a pair of nets N i and N j with a symmetry constraint. For each candidate route p i,a of net N i , we mirror it to obtain a symmetric route p j,a . If the new route p j,a is legitimate, e.g., no overlap with active area, it is added into the set of candidate routes for net N j . We annotate p i,a and p j,a as a pair of potential feasible routes for net N i and N j . Examples of this procedure are shown in Figure 5 . Of course, we can also get such pairs by mirroring routes originally obtained from net N j . If a candidate route p i,a cannot find its symmetric counterpart for net N j , then p i,a is removed from the set of candidate routes for N i . Refining candidate routes for satisfying topology-matching constraints is very similar except that the new route is obtained by shifting besides mirroring.
One example of obtaining route for topology-matching is provided in Figure 6 . To satisfy the other analog specific constraints, we group candidate routes satisfying one such constraint together. For example, consider nets N i and N j with a bend-matching constraint. We group candidate routes k1 , p j,k2 , ...} with same number of bends k together and add an annotation to them. Then in the ILP step, we would know that one candidate route from P k i and another candidate route from P k j can form a pair of routes for N i and N j satisfying the bend-matching constraint. Figure 7 shows one example of candidate routes satisfying the orientationmatching constraint. The last step before ILP is annotating conflicting pairs of candidate routes. A pair of candidate routes conflict with each other if simultaneous selection of them results in either routing capacity violation or crosstalk (coupling capacitance) violation. The annotations would inform the ILP not to simultaneously select conflicting candidate routes.
C. Integer Linear Programming (ILP) Formulation
We use a decision variable x i,j ∈ {0, 1} to tell if to select the candidate route p i,j for two-pin net N i . Each candidate route p i,j is characterized by its wirelength l i,j and number of bends b i,j . Then, the objective of the ILP is described by
where α and β are constant weighting factors.
One fundamental constraint is that only one candidate route is selected for each net. This constraint is represented as
For each pair of nets N i and N j with a symmetry or a topology-matching constraint, if candidate routes p i,a and p j,b satisfy the constraint, then we require
which means either both candidate routes are selected or none of them is selected. The other analog specific constraints, including bend, orientation and wirelength-matching, are formulated according to the grouping described in Section III-B. We show the ILP formulation for them using a bend-matching constraint as an example. If two nets N i and N j has a bend-matching constraint, the annotations described in Section III-B can identify two groups of candidate routes
..} with the same number of bends k = 0, 1, 2.... Then, we require
According to Equation (2), at most one variable at the left-hand side (or right-hand side) above can take value of 1. The above equation ensures that there are only two possible outcomes. One is that one candidate route is selected from P k i while another candidate route is simultaneously selected from P k j . The other is that none candidate route is selected from either P 
IV. EXPERIMENTAL RESULTS
We implemented our analog IC routing method and the algorithm of [2] in C++ programming language. For each net, 20 candidate routes are generated. Empirically, we chooe α = 1 and β = 100 for the objective function defined in (1) . All the experiments were performed on 4x AMD Opteron 6176 12-core 2.3HGz 6MB L2/L3 Cache Linux workstation with 128GB memory. GUROBI6.0.0 [13] is the library used to solve the ILP problem.
Two op-amps OP1 and OP2 are designed with IBM 0.18μm technology library environment, and up to three metal layers were used to route the circuits. OP1 is a single output amplifier and OP2 is a differential output amplifier. The expeiremnts were run on the same placement for each circuit. Statistics of the two testcases are shown in Table I . After automatically generating layout routing, we used Calibre nmDRC to check the design rules and nmLVS to verify the layout versus schematic. The authors of [6] , [7] were so kind and tried our test cases with the method described in their papers [6] , [7] . Unfortunately, no solutions could be produced, so that a comparison cannot be provided at this point. In the first part of the experiment, we compared our method with manual design and the previous work [2] . The manual layouts were performed by an experienced analog designer. The layer assignment is followed by 2D routing result and is done by manual. There is no same V/H orientational parallel for every two different signal nets. We ran postlayout simulation to measure various performance parameters. The performance comparisons in terms of gain, unit gain bandwidth and phase margin are summarized in Table II . For OP1, both our approach and [2] produce the result that is nearly the same as manual design. For OP2, our results are the same or slightly better than the manual design while the method of [2] failed to generate a feasible routing solution. Table III shows the time spent on generating results by these different methods. Our approach is hundreds of times faster than the manual design. Overall, the advantage of our approach over [2] and manual design is very clear.
Ideally, the parasitic from layout should not degrade performance of schematic design where parasitic is neglected. In this regard, the performance from our method is almost identical to the schematic design in most part (the part mattering in practice) of the spectrum. The picture of our OP2 layout is displayed in Figure 8 .
In the second part of the experiment, we analyzed the runtime of our method and the impact from the number of candidate routes for OP2. The results of this part are shown in Table IV . One can see that the runtime is dominated by the candidate generation. This is because the routing graph G = (V, E) here is a 395x639 grid, which reaches the details of routing tracks and has about 0.25 millions of nodes. The numbers of ILP variables and constraints are in the order of 1K and 10K, respectively. The GUROBI solver can solve ILP of such sizes very quickly. The constructive ILP [6] , [7] has one variable for each pair of routing edge e ∈ E and signal net. Thus, it would entail several millions of variables, which constitute a big challenge to ILP solvers.
When the number of candidate routes per net is 5, the ILP cannot find a feasible routing solution. As the number increases from 10 to 100, the value of the objective function defined by (1) monotonically decreases, as indicated by the rightmost column of Table IV . However, the pace of the decrease is slow. When the number of candidate routes increases from 20 to 50, the objective function value decreases by only 0.1%. Therefore, 20 candidate routes per net is a reasonable trade-off between runtime and solution quality.
V. CONCLUSION
In this paper, we present an efficient two-stage approach to analog IC routing. The first stage is to generate a set of candidate routes for each net satisfying single-net constraints. In the second stage, an ILP is focused on selecting candidate route for each net such that the spatial contention and multinet constraints are solved. Such approach tends to produce high quality solutions with reasonable runtime. Experimental results show that our routing results lead to performance close to manual design but is orders of magnitude faster. It also outperforms a previous work of automatic analog IC routing.
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